The successful implementation of double patterning lithography in semiconductor manufacturing is dependent on the progress of several key items, including good control of critical dimension (CD) uniformity and overlay. Here we report a pass-to-pass post-etch CD (ECD) difference in Litho-Etch-Litho-Etch (LELE) process. The CD difference mainly came from the organic planarization layer (OPL) thickness delta between 1 st pass Litho-Etch (LE) process and 2 nd pass LE process. The pass-to-pass CD difference can be reduced by adjusting the OPL thickness.
Introduction
Double patterning and multiple patterning lithography [1] have provided an extension of 193nm immersion lithography beyond 32nm-node for the semiconductor industry. Compared with single patterning, double patterning brings a higher process integration complexity and requires a tighter control of overlay and critical dimension uniformity (CDU). The existence of CD difference between 1 st pass LE and 2 nd pass LE has been described in double patterning lithography. [2] While the pass-to-pass CD difference can be compensated by directly changing the lithography CD size, the approach introduces side effects such as degradation of litho process window and therefore is not preferable. In this study, we identified that one major source of CD difference between LE passes is the thickness difference of organic planarization layer [3] (OPL). Different OPL coating conditions can be used to achieve better thickness control and CD control.
Method
The process flow of LELE double patterning process is shown in Fig. 1 . An interlayer dielectric film (ILD, 180 nm) was deposited on Si wafer to serve as the substrate. The litho process used a trilayer stack composed of photoresist (PR, 100nm), bottom anti-reflective coating (BARC, 35nm), and organic planarization layer (OPL, 200nm). The litho exposure was performed using a 193nm immersion scanner with NA=1.35. After 1 st pass litho (L1), the 1 st pass etch (E1) broke through the BARC and OPL layer, etched into the ILD layer, and lastly removed the remaining PR/BARC/OPL trilayer. The etch process also shrank the bottom CD from 40nm post-litho to 18 nm post-etch. After L1E1, the wafer was recoated with trilayer and then processed through the 2 nd litho pass (L2) and 2 nd etch pass (E2). The use of OPL layer is necessary to planarize the high aspect ratio (~7) trenches/holes formed in L1E1. In the baseline process, the process parameters of L1E1 and L2E2 are the same. Fig. 1 . LELE process flow. The OPL layer planarizes the topography generated by the 1st pass LE process.
Post-litho CD (LCD) and post-etch CD (ECD) data were collected using a CDSEM system. In the measurement of L2E2 ECD pattern, the use of color dynamic algorithm allowed separate output of LE1 and LE2 groups.
Results
The LELE double patterning process successfully combined the patterns of LE1 and LE2 to yield a final pattern with half the pitch of individual exposures (Fig.  2) . However, an interesting phenomenon was found: the post-etch CD of LE2 was about ~1nm larger than that of LE1, although the post-litho CD of L1 and L2 showed no such difference (Fig. 3) . The LE1-LE2 ECD difference was consistently observed across wafer and across multiple runs. An important difference between LE1 and LE2 is the substrate topography. The substrate before LE1 is mostly flat, but the substrate before LE2 has now the trenches/holes from the LE1 process. Consequently, the planarization of OPL in LE2 is not as uniform as the planarization in LE1, especially where pattern density is high and the trench/holes in LE1 are deep. The OPL thickness may also be different between LE1 and LE2 because a non-negligible portion of OPL is consumed in filling the LE1 patterns. This OPL coating difference is confirmed by cross-section SEM and optical emission spectroscopy (OES) [4] in reactive ion etching (RIE). Fig. 4 shows cross-section SEM image of wafers during LE2, after OPL etch but before ILD etch. The SEM images showed the OPL filled the LE1 trenches well. A boundary between OPL and BARC is clearly seen. The straight boundary on top of LE1 trenches indicated good planarization of OPL layer. However, a nominal 200nm OPL recipe on bare Si wafer gave only 183nm OPL thickness at LE2 with LE1 trench pattern. Figure 4(d) showed the calibration curve for OPL thickness coating on LE1 patterned wafer. On average, the OPL thickness on LE1 patterned wafer is about 17nm thinner than that coated on bare Si wafer. Furthermore, the OPL thickness between LE1 and LE2 was confirmed by optical emission spectroscopy (OES) traces during RIE ( Figure 5 ). Monitoring the time derivative of CN intensity at 387.2nm revealed two distinct peaks, one corresponding to photoresist clearing, and the other to the OPL endpoint. The endpoint of PR showed no significant difference between LE1 and LE2, while the endpoint of OPL showed about 2 second difference between LE1 and LE2. The earlier endpoint of LE2 indicates that OPL thickness is thinner at LE2 than LE1, consistent with cross-section findings. To compensate for the OPL thickness effect, different OPL coating recipes were used at LE2. Changing OPL thickness at LE2 proved very effective to tune the LE1/LE2 ECD difference (Fig. 6) . Increasing the nominal LE2 OPL thickness from 200nm to 220nm reduced LE1/LE2 ECD difference from 1.1nm to 0.2nm. Further increase of OPL thickness to 245nm made LE2 1.5nm smaller than LE1, which is undesired. Therefore, OPL thickness 220nm at LE2 provided the smallest LE1/LE2 ECD difference.
Discussion
The result of the OPL thickness variation experiment showed good agreement with cross-section data (Fig. 4) . The 220nm nominal OPL coating gave 203nm LE2 OPL thickness at LE2, matching closest to 200nm LE1 OPL thickness. For this particular experiment, the OPL etch in the RIE recipes were timed due to the low open area. By partitioning the etch process, we discovered that the CD was highly sensitive to the OPL overetch percentage. A thinner OPL coating effectively increased the overetch percentage of the timed recipe, thereby increasing the CD. The OPL thickness study here illustrates that film thickness needs to be carefully controlled in a double patterning process, and different LE1/LE2 process conditions may need to be implemented.
In additional to matching OPL thickness, other methods may be required to further reduce LE1/LE2 CD difference. For example, one can design a variable end-point RIE recipe, taking film thickness or real-time OES data as input to adjust the time of etching. The variable RIE recipe can tolerate a larger variation of stack thickness. Different process schemes can also be designed. For example, a thin, removable hard mask layer can be added between OPL and BARC to temporarily record both LE1/LE2 images before final etching into substrate. The thin hard mask approach is attractive because it reduces topography at LE2 when the LE1 patterns have deep aspect ratio or have spatial density distributions across the wafer.
Conclusion
An ECD difference was identified between LE1/LE2 and ascribed to OPL thickness delta between LE1/LE2. The OPL thickness delta is intrinsic in LELE double patterning process because of different topography at LE1/LE2. The ECD difference was successfully reduced from 1.1nm to 0.2nm by adjustment of OPL thickness. The present study illustrates the importance of planarization and thickness control in double patterning process.
